This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

AMENDMENTS TO THE DRAWINGS

The attached 11 sheets of drawings (Figures 1-12) replace the originally filed, informal drawings.

Attachment: Replacement Sheet(s)

Atty. Docket No.: P8719 Application No.: 09/609,307



Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION
1st Named Inventor: Mikael Sylvest
Application No.: 09/609,307
Docket No.: P8719

Sheet 1 of 11
Replacement Sheets





FIG. 1



Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION
1*1 Named Inventor: Mikael Sylvest
Application No.: 09/609,307 Docket No.: P8719
Sheet 2 of 11
Replacement Sheets



MM 17 200A SS

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION

15 Named Investment (1997)

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 3 of 11

Replacement Sheets




FIG. 3



Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING NETWORK TOPOLOGY ADOPTION

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 4 of 11

Replacement Sheets




FIG. 4

MM 1 J JOHN TO THE TO SHAPE TO

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 5 of 11

Replacement Sheets




FIG. 5

PE 1C185 COMENTS TRACE

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING NETWORK TOPOLOGY ADOPTION

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 6 of 11

Replacement Sheets




FIG. 6

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION
1st Named Inventor: Mikael Sylvest
Application No.: 09/609,307 Docket No.: P8719
Sheet 7 of 11
Replacement Sheets




FIG. 7


MAY 7 2004 TRADEMENT

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING NETWORK TOPOLOGY ADOPTION

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 8 of 11

Replacement Sheets




MAY 7 2004 BEEN TO TRACEMENT

Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION


1st Named Inventor: Mikael Sylvest Application No.: 09/609,307

Sheet 9 of 11

Replacement Sheets



Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION
1st Named Inventor: Mikael Sylvest
Application No.: 09/609,307 Docket No.: P8719
Sheet 10 of 11
Replacement Sheets





Intel Corporation (503) 712-1880
Title METHOD AND APPARATUS FOR AVOIDING TRANSIENT LOOPS DURING
NETWORK TOPOLOGY ADOPTION

1st Named Inventor: Mikael Sylvest Application No.: 09/609,307 Sheet 11 of 11

Replacement Sheets

Docket No.: P8719

MACHINE READABLE MEDIUM <u>1220</u>

MACHINE EXECUTABLE INSTRUCTIONS 1210

FIG. 12